

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: Unassigned Examiner: Unassigned

In Re PATENT APPLICATION (Ot:
----------------------------	-----

Applicant(s)	:	Shigayuki UEDA)	
Serial No.	:	Divisional of Appl. Serial No. 09/665,663)	
Filed	:	March 22, 2004)	INFORMATION DISCLOSURE
For	:	SEMICONDUCTOR CHIP AND METHOD OF PRODUCING THE SAME)	<u> </u>
Attorney Ref		AL 281 D1)	

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with the duty of disclosure, attached is a copy of the Form PTO-1449 from the parent application, serial number, **09/665,663**, which the Examiner may wish to consult during examination of this Divisional Application thereof.

Respectfully submitted,

April 14, 2004

Date

Steven M. Rabin (Reg. No. 29.102)

RABIN & BERDO, PC Customer No. 23995

Telephone: 202-371-8976 Facsimile: 202-408-0924

SMR:tl

FEE ENCLOSED:\$ Please charge any further fee to our Deposit Account No. 18-0002

./ [1]
APR 1 4 2004
PADEMARK OF

FORM PTO-1449				Atty. Docket	Application No.				
INFORMATION DISCLOSURE STATEMENT				Al 281	09/665,663				
				Applicant Shigeyuki UEDA					
				Filing Date September 20, 2000	Group 2823				
		T	ι	J.S. PATENT DOCUMENTS					
Examiner Initial		Document Number	Date	Name	Class	Sub- Class	Filing Date		
	AA								
	AB								
	AC								
	AD								
	AE								
	AF								
	AG								
	АН								
	T1		FOR	REIGN PATENT DOCUMENTS					
:		Document Number	Date	Country	Class	Sub- Class	Trans- lation		
	AI	11-121509	4/30/99	JAPAN			Yes		
	AJ	11-135714	5/21/99	JAPAN			Yes		
	AK								
	AL								
	AM								
	AN								
		ОТН	ER (Including	g Author, Title, Date, Pertinent Pages, etc.	.)				
	AO								
Examiner					Date Con	sidered			
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.									